

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DA	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/940,792	08/29/200	Paul A. Farrar	M4065.0382/P382-A	5268
24998	7590 06	/2005	EXAMINER	
	N SHAPIRO M	LEE, EL	LEE, EUGENE	
2101 L Stree Washington,			ART UNIT	PAPER NUMBER
,			2815	
			DATE MAILED: 06/13/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
Office Action Cummons	09/940,792	FARRAR ET AL.
Office Action Summary	Examiner	Art Unit
	Eugene Lee	2815
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).
Status		
 1) ⊠ Responsive to communication(s) filed on 09 M 2a) ☐ This action is FINAL. 2b) ⊠ This 3) ☐ Since this application is in condition for allowar closed in accordance with the practice under E 	action is non-final. nce except for formal matters, pro	
Disposition of Claims		
4) ⊠ Claim(s) 46-48,51-56,58-60,62-65 and 67-81 is 4a) Of the above claim(s) is/are withdray 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 46-48,51-56,58-60,62-65 and 67-81 is 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	wn from consideration. s/are rejected.	
Application Papers		
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomposed and all accomposed and all accomposed and accomposed accomposed and accomposed accomposed and accomposed and accomposed and accomposed accomposed and accomposed accomposed accomposed and accomposed acc	epted or b) objected to by the drawing(s) be held in abeyance. Sertion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicat nty documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 5/9/05 has been entered.

Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claims 56, 58 thru 60, 62 thru 65, and 67 thru 71 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 56 recites the limitation "buried conductor pattern" in line 11 of said claim.

There is insufficient antecedent basis for this limitation in the claim.

It is not clear whether the limitation "buried conductor pattern" refers to the "buried conductor pattern" in the preamble or the "empty-shaped pattern" in line 3 of said claim. It appears from the claims that it should refer back to the "empty-shaped pattern." However, appropriate clarification and/or correction is required.

Claim 62 recites the limitation "conductive structure" in line 11 of said claim.

There is insufficient antecedent basis for this limitation in the claim.


Art Unit: 2815

It is not clear whether the limitation "conductive structure" refers to the "conductive structure" in line 5 of said claim or the "empty space pattern" in line 6 of said claim. It appears from the claims that it should refer back to the "empty space pattern." However, appropriate clarification and/or correction is required.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 46, 51, 52, 55, 56, 58, 59, 72, and 75 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al. 5,963,838 in view of Bai et al. 5,861,340. Yamamoto discloses (see, for example, FIG. 47) an integrated circuit substrate comprising a substrate 21, and bottom rectangular-shaped wiring layer (buried conductor pattern) 32. The bottom rectangular-shaped wiring layer is completely surrounded by the substrate, and forms an interconnect between MOS transistor (devices) 34a. A conductive path from the bottom rectangular-shaped wiring layer extends to said MOS transistors. A portion of the conductive path extends below a top surface of said substrate.

Art Unit: 2815



Yamamoto does not disclose a monocrystalline substrate. However, Bai discloses (see, for example, column 3, lines 34-36) a monocrystalline substrate. It would have been obvious to one of ordinary skill in the art at the time of invention to have a monocrystalline substrate in order to have a substrate with less crystal defects.

Regarding claim 51, see column 22, lines 13-15 wherein Yamamoto discloses the wiring layer being made of tungsten.

Regarding claim 52, see column 19, lines 30-35 wherein Yamamoto discloses a silicon substrate.

Regarding claim 56, Yamamoto discloses (see, for example, FIG. 47) an integrated circuit substrate comprising a substrate 21, and bottom rectangular-shaped wiring layer (at least one empty-spaced pattern) 32. The bottom rectangular-shaped wiring layer is completely surrounded by the substrate, and connects forms an interconnect between MOS transistor (devices) 34a. A conductive path from the bottom

Art Unit: 2815

rectangular-shaped wiring layer connects the empty-shaped pattern with the exterior of said substrate. A portion of the conductive path extends below a top surface of said substrate. Yamamoto does not disclose a monocrystalline substrate. However, Bai discloses (see, for example, column 3, lines 34-36) a monocrystalline substrate. It would have been obvious to one of ordinary skill in the art at the time of invention to have a monocrystalline substrate in order to have a substrate with less crystal defects.

Regarding claim 58, see, for example, FIG. 47 wherein Yamamoto clearly discloses the bottom rectangular shaped wiring layer 32 having a pipe-shaped/plate-shaped configuration.

Claims 47, 48, 73, 76 thru 79, and 81 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al. '838 in view of Bai et al. 5,861,340 as applied to claims 46, 51, 52, 55, 56, 58, 59, 72, and 75 above, and further in view of Kenney 5,583,368. Yamamoto in view of Bai does not disclose a second buried conductor pattern having a pipe-shaped or plate-shaped pattern, and said first buried conductor pattern being located below said second buried conductor pattern. However, Kenney discloses (see, for example, FIG. 1g) subsurface structures (for contacts to and connectors between devices) comprising trenches of varying depths. It would have been obvious to one of ordinary skill in the art at the time of invention to have a second buried conductor pattern having a pipe-shaped or plate-shaped pattern, and said first buried conductor pattern being located below said second buried conductor pattern in order to form multiple contacts within a semiconductor device and form greater circuit integration.

Art Unit: 2815

In addition, the use of a plate-shaped or pipe-shaped pattern or any other combination of patterns within the same device does not provide any critical or unexpected results to the applicant's invention. Rather, it is merely an obvious design choice determinable by routine experimentation. In *Aller*, the court stated, "Where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In *re Aller*, 220 F.2d 454, 456 105 USPQ 233,235 (CCPA 1995).

- 7. Claim 53 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al. '838 in view of Bai et al. '340 as applied to claims 46, 51, 52, 55, 56, 58, 59, 72, and 75 above, and further in view of Witek et al. 5,291,438. Yamamoto in view of Bai does not disclose said monocrystalline substrate being a germanium substrate. However, germanium is one of many conventional materials used in the fabrication of semiconductor devices. In column 3, lines 63-65, Witek discloses germanium as a substrate material. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to use a germanium substrate in order to support a semiconductor device on a substrate because it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. In re Leshin, 125 USPQ 416.
- 8. Claim 54 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al. '838 in view of Bai et al. 5,861,340 as applied to claims 46, 51, 52, 55, 56, 58, 59, 72, and 75 above, and further in view of Noguchi 6,437,403 B1. Yamamoto

Art Unit: 2815

in view of Bai does not disclose a silicon-on-insulator substrate. However, Noguchi discloses (see, for example, column 1, lines 16-34) that Silicon on Insulator reduces parasitic capacity of transistors. It would have been obvious to one of ordinary skill in the art at the time of invention to have a silicon-on-insulator substrate in order to reduce parasitic capacity of transistors.

9. Claim 60 is rejected under 35 U.S.C. 103(a) as being unpatentable over
Yamamoto et al. '838 in view of Bai et al. 5,861340 as applied to claims 46, 51, 52, 55,
56, 58, 59, 72, and 75 above, and further in view of Sato et al. "A New Substrate
Engineering for the Formation of Empty Space in Silicon Induced by Silicon Surface
Migration." Yamamoto in view of Bai does not disclose a sphere-shaped configuration.
However, Sato discloses (see, for example, column 2, lines 4-7) a spherical pattern as one
of many patterns that are formed within a substrate. Therefore it would have been
obvious to one of ordinary skill in the art at the time of invention to have a sphere-shaped
configuration or a spherical pattern in order to form a buried pattern that supports
semiconductor devices under the surface of a substrate.

Also, the use of a spherical pattern does not provide any critical or unexpected results to the applicant's invention. Rather, it is merely an obvious design choice determinable by routine experimentation. In *Aller*, the court stated, "Where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In *re Aller*, 220 F.2d 454, 456 105 USPQ 233,235 (CCPA 1995).

10. Claims 62 thru 64, and 67 thru 71 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al. '838 in view of Bai et al. 5,861,340 as applied to claims 46, 51, 52, 55, 56, 58, 59, 72, and 75 above, and further in view of Tsu et al. 6,294,420 B1. Yamamoto in view of Bai does not disclose a processor system and a circuit coupled to said processor. However, Tsu discloses (see, for example, FIG. 4C and FIG. 6) a memory array comprising a processor coupled to additional circuitry. In column 8, lines 61- column 9, line 7, Tsu states that the memory array may be embedded into a larger integrated circuit device wherein the memory array is included with control circuitry on the same integrated circuit. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to have a processor system and a circuit

Regarding the limitation "said conductive structure" in line 11 of said claim, see, for example, FIG. 47 wherein Yamamoto clearly discloses the bottom rectangular shaped wiring layer (conductive structure) 32.

coupled to said processor in order to utilize the device in memory circuits.

Regarding claims 63, and 64, see, for example, FIG. 47 wherein Yamamoto clearly discloses the bottom rectangular shaped wiring layer 32 having a pipe-shaped/plate-shaped configuration.

11. Claim 65 is rejected under 35 U.S.C. 103(a) as being unpatentable over

Yamamoto et al. '838 in view of Bai et al. 5,861340 in view of Tsu et al. '420 B1 as
applied to claims 62-64, and 67-71 above, and further in view of Sato et al. "A New

Substrate Engineering for the Formation of Empty Space in Silicon Induced by Silicon

Surface Migration." Yamamoto in view of Bai in view of Tsu does not disclose a sphere-

Art Unit: 2815

shaped configuration. However, Sato discloses (see, for example, column 2, lines 4-7) a spherical pattern as one of many patterns that are formed within a substrate. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to have a sphere-shaped configuration or a spherical pattern in order to form a buried pattern that supports semiconductor devices under the surface of a substrate.

Also, the use of a spherical pattern does not provide any critical or unexpected results to the applicant's invention. Rather, it is merely an obvious design choice determinable by routine experimentation. In *Aller*, the court stated, "Where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In *re Aller*, 220 F.2d 454, 456 105 USPQ 233,235 (CCPA 1995).

12. Claims 74, and 80 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al. '838 in view of Bai et al. 5,861340 in view of Kenney '368 as applied to claims 47, 48, 73, 76-79, and 81 above, and further in view of Sato et al. "A New Substrate Engineering for the Formation of Empty Space in Silicon Induced by Silicon Surfaçe Migration." Yamamoto in view of Bai in view of Kenney does not disclose a sphere-shaped configuration or a spherical pattern. However, Sato discloses (see, for example, column 2, lines 4-7) a spherical pattern as one of many patterns that are formed within a substrate. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to have a sphere-shaped configuration or a spherical pattern in order to form a buried pattern that supports semiconductor devices under the surface of a substrate.

Art Unit: 2815

Also, the use of a spherical pattern does not provide any critical or unexpected results to the applicant's invention. Rather, it is merely an obvious design choice determinable by routine experimentation. In *Aller*, the court stated, "Where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In *re Aller*, 220 F.2d 454, 456 105 USPQ 233,235 (CCPA

Response to Arguments

13. Applicant's arguments with respect to claims 46-48, 51-56, 58-60, 62-65, and 67-81 have been considered but are moot in view of the new ground(s) of rejection.

INFORMATION ON HOW TO CONTACT THE USPTO

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eugene Lee whose telephone number is 571-272-1733.

The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 571-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/940,792 Page 11

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Eugene Lee June 8, 2005